Transmitter and Receiver Circuits for Serial Data Transmission over Lossy Copper Channels for 10 Gb/s in 0.13 μm CMOS

نویسندگان

  • Franz Weiss
  • Daniel Kehrer
  • Arpad L. Scholtz
چکیده

This paper presents a transmitter and receiver for high speed serial data links including pre-distortion and equalization circuits. The circuits allow data transmission over lossy copper channels up to 10 Gb/s and beyond. The transmitter uses a three tap FIR-filter for pre-distortion. A full rate FIR design allows a low latency and provides a smooth filter characteristic. An analog equalizer in the receiver with high-pass filter characteristic is implemented. Transmitter and receiver use high speed differential current mode logic without using passive inductors. Measurements over legacy channels show error free transmission (BER < 10−12) of 11 Gb/s for a 5 meter long RG58 cable and 9 Gb/s over a state of the art 22 cm long dual inline memory module (DIMM)motherboard channel.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35- m CMOS

This paper presents the design and the implementation of input/output (I/O) interface circuits for Gb/s-per-pin operation, fully compatible with low-voltage differential signaling (LVDS) standard. Due to the differential transmission technique and the low voltage swing, LVDS allows high transmission speeds and low power consumption at the same time. In the proposed transmitter, the required tol...

متن کامل

ISSCC 2011 / SESSION 25 / CDRs & EQUALIZATION TECHNIQUES / 25 . 7 25 . 7 A 10 Gb / s Half - UI IIR - Tap Transmitter in 40 nm CMOS

Two commercially important standards for 10Gb/s serial data transfer include the SFI specification, associated with SFP+ optical modules and copper twinaxial cable [1], and the 10GBASE-KR specification for backplane channels in computer servers and networking equipment [2]. The SFI specification requires the transmitter to operate with both low data-dependent jitter (DDJ) and low transmitter wa...

متن کامل

Blind-oversampling adaptive oversample-level DFE receiver for unsynchronized global on-chip serial links

Blind-oversampling adaptive oversample-level decision feedback-equalized (DFE) receiver is presented for use in global onchip serial links. The blind oversampling is adopted to avoid receiver synchronization for reliable channel data reception, and the adaptive oversample-level DFE is used to reduce data-dependent jitter and ease oversampling data recovery regardless of PVT variations. Test res...

متن کامل

A 0.8- m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links

A receiver targeting OC-48 (2.488 Gb/s) serial data link has been designed and integrated in a 0.8m CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3 oversampled ...

متن کامل

A 0.8-pm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links

A receiver targeting OC-48 (2.488 Gbk) serial data link has been designed and integrated in a O.8-pm CMOS process. An experimental receiving front-end circuit demonstrates the viability of using multiple phased clocks to overcome the intrinsic gate-speed limitations in the demultiplexing (receiving) and multiplexing (transmitting) of serial data. To perform clock recovery, data is 3x oversample...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006